Abstract-Contrary to abundant memory related studies of memristive crossbar structures, logic oriented applications are only gaining popularity in recent years. In this paper, we study logic synthesis, regarding both two-level and multi level designs, and defect aspects of memristor based crossbar architectures. First, we introduce our two-level and multi-level logic synthesis techniques. We elaborate on advantages and disadvantages of both approaches with experimental results regarding area cost. After that, we devise a defect model in alignment with the conventional stuck-at open and closed paradigm. In addition, we determine the effects of defects to the operational capacity of the crossbar. Furthermore, we propose a preliminary defect tolerant Boolean logic mapping approach. In order to evaluate our approach, we conduct extensive Monte Carlo simulations with industrial benchmarks. Finally, we discuss future directions concerning both existing two-level and prospective multi-level logic designs as well as defect tolerance with area redundancy.
I. INTRODUCTION
Due to the scaling issues of current CMOS based technologies, researchers have explored novel approaches as computing elements such as the focus of this paper "memristors" [1] [2]. Even though theoretical manifestation of memristor goes back to 1970s [3] , physical realization of an actual circuit component is very recent and established by HP [4] . After this initial step, a variety of memristor based logic circuit designs are proposed such as Boolean logic, implication logic, and threshold logic. A comprehensive review and references of memristor based logic circuits can be found in [5] . In this paper, we focus on logic and defect aspects regarding crossbar arrays using memristors as switching elements.
First study using hysteric resistors as memristive component is demonstrated in [6] . An integrated design approach is devised in [7] showing the implementation of arbitrary Boolean logic functions and their mapping on crossbar array. As a following study, an elaborated mapping method considering larger logic functions is presented in [8] by the same author. Mentioned work adopts a two level logic design using NAND -AND planes obtaining the negation of a logic function with a final inversion. However, authors overlooked the fact that the This work is supported by the EU-H2020-RISE project NANOxCOMP #691178 and the TUBITAK-Career project #113E760.
crossbar is able to produce the logic function and its negation as outputs, so considering both cases during mapping process would generate a potential optimization in terms of area cost. Furthermore, by modifying the computing states we show that it is possible to achieve multi-level logic design which uses the outputs of NAND gates computed in the previous level as inputs. This also reveals a novel area cost prospect.
Regarding defect issues of crossbar arrays, to our knowledge no other study focuses on the defects and their affects to logic circuits realized with memristor crossbar arrays. Certain works concentrate on the robustness of memristor based logic circuits [9] and logic gates [10] , but disregards any operational or switch defects. However, defects occur in crossbar degrade operational capacity of switches and complicate the logic mapping process severely similar to memory defects examined in [11] [12] . To tackle this challenge, we devise a defect model concentrating on faulty switches and their affects to logic mapping. Borrowing the common terminology, stuck-at open and closed type defects are defined. Next, we formalize the defect tolerant logic mapping process and propose a hybrid algorithm utilizing the combination of a heuristic matching and an assignment method. Indeed, this problem is very similar to the logic mapping of reconfigurable nano-crossbar arrays (using AND-OR logic) for which a quite mature literature exists [13] [14] . However, the most of mentioned studies focus on a single plane of crossbar particularly AND and neglect OR plane. Furthermore, the related algorithms operate using 1.5 times larger size crossbars and show poor performance for optimum size crossbars. Motivated by these shortcomings, we propose a hybrid algorithm, combination of heuristic and exact algorithms, for optimum size crossbars. Our algorithm covers the whole crossbar array by applying a heuristic approach for the NAND and AND plane with an exact assignment technique for the output connections of given logic functions which is more critical since a single defect might discard a whole output. As a summary, the main contributions of this paper are as follows:
• A multi-level logic design is demonstrated and area cost comparison with existing two-level design is conducted; • A defect model is established and a preliminary hybrid defect tolerant logic mapping algorithm is proposed; • Area optimization with considering both the logic func- tion and its negation during mapping is shown; and • Future aspects of both the two-level and multi-level logic synthesis with area cost and redundancy optimization (yield analysis) according to defect rates are discussed. The rest of this paper is organized as follows. Section II describes memristor model and crossbar based logic circuits. Section III demonstrates the two-level and multi-level logic designs with simulation results. Section IV proposes a defect model, effects of defects, and the defect tolerance algorithm. Section V presents the experimental results for defect tolerant logic mapping and area cost. Finally, Section VI discusses conclusions and future aspects.
II. BACKGROUND AND PREVIOUS WORKS

A. Memristor Model
Memristor is a non-linear electrical component which shows resistive switching properties. Depending on the physical characteristics, switching can be smooth or abrupt. In short, a memristor preserves its sate without exterior influence. So when it is SET or RESET, memristor keeps its state unless voltage difference between the terminals of component is inside the defined constraints. Due to this inherent feature, it is a likely candidate for a variety of applications such as non-volatile memory [15] , dynamic load [16] , neuromorphic systems [1] and etc. Fig. 1 shows the I-V characteristics and switching behavior of an ideal memristor. In this paper, we use Snider Boolean Logic model which regards a lower resistance R ON as logic 0 and a high resistance R OFF as logic 1 [6] .
B. Memristive Crossbar Array
Briefly, a crossbar array is constructed from two layers of orthogonal wires/lines. Every crosspoint/junction acts as a switching element which is a memristor in this study. Memristor based crossbar array for logic circuits proposed by Xie in [7] is able to implement arbitrary logic function in Sum-ofProducts (SOP) form. Two types of memristors are necessary for primary operations: active memristors which can switch, and disabled memristors which are permanently in the high resistance state that is used as an assumed component in both [6] 
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AND plane Reader is encouraged to refer [7] for further information.
C. Logic Synthesis
Logic synthesis process of a crossbar is consisted of choosing which switches to activate and disable in order to implement a given Boolean function. A memrsitor switch can be programmed into two operational range:
• active: Memristor can switch between two resistive states (low R ON and high R OFF ) • disabled: Memristor always stays in R OFF sate regardless of voltage difference. Given a Boolean function f = x 1 + x 2 + x 3 + x 4 + x 5 x 6 x 7 x 8 , implementation is given in Fig. 3 . Horizontal and vertical lines represent the minterms and inputs respectively. If an input is present in the minterm, corresponding switch is activated, otherwise disabled. In addition, we introduce two parameters used in both multi-level design and defect tolerance performance of crossbars:
• Area cost: The size of the crossbar used to implement a given logic function
The ratio of the number of switches (memristors) used to realize a logic function to area cost Using the example in Fig. 3 , crossbar has 7 horizontal lines and 18 vertical lines so area cost is 126. There are 31 memristors used in implementation, so IR = 31 126 = 25%. III. MULTI-LEVEL LOGIC SYNTHESIS So far proposed architectures use two-level NAND-AND design to implement a given Boolean function [7] [8] . Certain studies such as [17] [18] explore the multi-level logic design, however rather than using the connection capabilities of a single crossbar they use multiple crossbars to generate intermediate values and cascade them to obtain outputs. Instead of the explained approach, we show that it is possible to modify a crossbar to obtain multi-level design by introducing minterm dependent computation cycles.
A. Proposed Multi-level Design
A diagram of multi-level design is given in Fig. 4 (a). We use multi-level connections in place of AND plane utilized in two-level approach. By activating corresponding memristors, a minterm evaluation (EVM) result can be fed as input to another minterm (horizontal line). Key point is to evaluate minterms one-by-one instead of evaluating all of them simultaneously. Computation steps are shown as a state machine in Fig. 4 (b). Extra state CR (copy result) writes the result of the minterm evaluation to next level minterm as input. Conditional constraint n L < n (n l number of levels and n computation step) ensures that computation steps proceed to next state unless all minterms are evaluated.
As an example we use the same f = x 1 + x 2 + x 3 + x 4 + x 5 x 6 x 7 x 8 function in Fig. 3 and synthesis it with a multi-level design. Physical implementation shown in Fig. 5 demonstrates a crossbar with 3 horizontal lines and 19 vertical lines, so area cost is 59 . By using multi-level design, we are able to reduce the area cost less than half of the two-level design which has an area cost of 126.
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B. Results of Area Cost Simulations
To further examine the cost advantages of multi-level, we conduct Monte Carlo simulations by randomly generating Boolean functions and using Berkley ABC [19] logic synthesis tool to acquire a gate level technology mapping. We force ABC to use a set of NAND gates (which have fan-in sizes 2 to n that is determined according to input size of a given logic function), so implementation of a logic function is achievable with a memristor based crossbar array. Using a MATLAB™ script, we are able to obtain the area cost of random Boolean functions expressed with n-input NAND gates by ABC.
Results of our simulations are shown in Fig. 6 . We use a sample size of 200 for each simulation and input size of 8 through 15. Cost results are sorted according to number of products increasingly. Success rate indicates the percentage of sample size which have a smaller muti-level area cost than two-level design. It is clear from the graphs that, two trends emerge regarding input size and product number parameters of the Boolean functions. When the input size increases, it is more challenging to find a superior multi-level design so success rate drops. When the product size increase, it is easier to find a superior multi-level design. As can be seen from the graphs, the number of samples staying under the two-level area cost line increases as progressed towards the right side meaning larger number of products.
As for the disadvantages, so far we use only single output logic functions and exclude multi-output logic functions such as benchmark functions. To secure a fair assessment, we conduct an area cost comparison of benchmark circuits most of which has multi-output logic circuits presented in [20] . We present a portion of our results in Table I . Even though we choose the examples with most moderate results, area cost difference is still drastic when multi-output functions are considered. Only exceptions are t481 and cordic which have single output and 2 outputs respectively. Since conventional EDA tools are used for technology mapping, satisfactory results cannot be obtained for larger and multi-output benchmark functions. Field of memristor specific technology dependent mapping tools are open to further research.
IV. DEFECT ASPECTS OF MEMRISTOR CROSSBAR ARRAY
Due to stochastic nature of nano-fabrication, a number of variations might occur during production depending on used materials, alignment issues, integration, etc.. capacity of memristors, permanent defects or transient faults in wires and switches of memristive crossbar array. However for the sake of simplicity, we only explore the switching defects in this section.
A. Defect Model
A defective switch cannot operate properly meaning no switching between different states, so a switch defect of memristors might be modeled as stuck-at open and stuck-at closed type. Physical resistance equivalence of defect types can be defined as follows:
• stuck-at open: Memristor is always in R OFF mode which means high resistance • stuck-at closed: Memristor is always in R ON mode which means low resistance Stuck-at open defects show the same characteristics with the disabled memristors used in mapping phase and avoiding 
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Given Outputs them during logic mapping is adequate for a valid mapping. However, stuck-at closed defects are always R ON , so they disrupt the operational capacity of both horizontal and vertical lines. Since every computation step starts with initializing all the memristors to R OFF and then copying the input values to minterms, vertical line belonging to the defective switch cannot be used. Furthermore, R ON is equivalent to a logic 0 in Snider Boolean Logic model [6] , so every horizontal line which computes a NAND gate outputs a logic 1 independent of the other inputs. For this reason when a stuck-at closed defect is present, horizontal line belonging to the defective switch cannot be used as well. Because of the mentioned challenges, tolerance of stuck-at closed defects is not possible without any redundant crossbar lines. Yield analysis concerning the relationship between area cost with redundant lines and defect tolerance performance is open for future research.
B. Defect Tolerant Logic Synthesis Method
In a defective crossbar, certain switches cannot be programmed as desired (switching or disabled), so logic synthesis process must consider defective switches. In Fig. 7(a) , a naive mapping approach disregarding defects is applied for given logic functions and an invalid implementation is obtained. However, in Fig 7(b) , after careful consideration a valid mapping is produced with activating correct switches. Before explaining our methodology, we introduce the following concepts used in our algorithm: 1) Function matrix (FM) is a representation of a logic function in sum-of-products form. If an input occurs in a minterm, it is denoted with 1; otherwise 0 is assigned. Fig.  8(a) shows an example of an FM.
2) Crossbar matrix (CM) is a representation of a crossbar showing either defective or functional switches. Fig. 8(b) shows a CM that can be also referred as a defect map. Functional switches are denoted with 1's that can be matched with 1's and 0's in an FM. Stuck-open switches are denoted with 0's that can only be matched with 0's in an FM.
3) Row matching checks a row of FM and CM element-byelement. If every element of rows complies with the matching rules given above, then a minterm can be matched to horizontal line of crossbar.
4) Matching matrix shows valid row matchings of FM and CM. This is similar to a cost matrix used in assignment problems having an objective of minimizing the total cost. Fig. 8(c) shows a matching matrix of function and crossbar matrices in Fig. 8(a) and (b) , respectively. A 0 and 1 elements of the matrix respectively show that a matching is possible and there is no matching.
To generate a valid mapping we are using a hybrid algorithm due to runtime issues. Constructing a matching matrix and applying an assignment method to all rows as shown in Fig. 8(d) would increase computational load of the algorithm excessively for larger logic functions. We will show drastic runtime differences in experimental results.
In short, our algorithm is composed of three parts: First, area cost of the logic function and its negation is calculated. Smaller case is chosen for implementation. Second, a heuristic matching is applied to all minterm (product) rows of FM (denoted with FM m Fig. 8(a) ) which performs row by row matching between FM m and CM from top to bottom. During the process, matched rows of the CM are traced with an array showing which rows of the FM m are assigned to them. At first, the matching searches only unmatched rows. If an FM m row can not be matched with the unmatched rows of the CM, then backtracking starts by considering the matched rows of the CM from top to bottom. If a matching is found, the previously assigned row of the FM m is checked once whether it can be assigned to an unmatched row of the CM. If this check results in a mismatch then the algorithm continues with the next matched row of the CM and repeats the same process to find a valid matching. As a final step, a matching matrix for output rows of FM (denoted with FM o Fig. 8(a) ) and unmatched rows of CM (denoted with CM u ) is constructed. By using an assignment algorithm choosing which O i is mapped to H k yielding a zero cost, we ensure every output has valid row matching. We use Munkres' algorithm [21] for finding an assignment producing zero cost. This is an exact algorithm which means if a zero cost is possible, it will be found by it.
V. EXPERIMENTAL RESULTS
To obtain experimental results, we generate defective crossbars with assigning an independent defect probability/rate to each crosspoint that shows a uniform distribution. As opposed the common tendency of using 1.5 times larger crossbars for logic mapping [13] [14], we utilize optimum size crossbars for mapping meaning no redundant lines are present. We only include stuck-at open defects since our simulation regards a minimum area cost and defect tolerance is not possible in terms of stuck-at closed types as mentioned in previous section. Monte Carlo simulations are performed for assessment with a sample size of 200. We observe that fluctuating of parameter values stabilize nearly after this threshold value. All algorithms are implemented in MATLAB™. Standard benchmark circuits presented in [20] are used for mapping algorithms. All experiments run on a 3.30GHz Intel Core i7 CPU (only single core used) with 8GB memory.
To evaluate the proposed hybrid algorithm (HBA), we consider success rate and runtime values compared to those of the exact algorithm (EA). Contrary the our algorithm which applies assignment method only to output rows, the exact algorithm constructs the matching matrix for all minterms and output rows of FM and then applies the assignment method as shown inf Fig. 8(d) . Table II shows the results. In terms of runtime, HBA is superior for all cases, at least one order of magnitude and at most two order of magnitude for circuits such as apex4 and alu4. However, regarding the success rate (Psucc) showing the percentage of valid mapping found for 200 samples, there is up to 15% difference that is a small trade-off for our runtime gain.
VI. DISCUSSION
In this paper, we study logic synthesis and defect tolerance of memristor based crossbar arrays. We propose two-level and multi-level logic synthesis techniques. We show that for certain single output logic functions, multi-level synthesis reduces the area cost drastically. However, since conventional EDA tools are used for technology mapping satisfactory, results cannot be obtained for larger and multi-output benchmark functions. Field of memristor specific technology dependent mapping tools are open to further research.
In addition, we devise a defect model and propose a hybrid defect tolerant logic mapping method. We show that in spite of defective components, securing a valid mapping is achievable with an appropriate algorithm. Nevertheless, we only employ optimum size crossbars meaning minimum sized crossbar array to realize the given logic function during our mapping simulation. Because of that, exploring redundant crossbar areas might improve the defect tolerance performance especially regarding stuck-at closed type defects which prevents the usage of an entire horizontal and vertical lines. As an another future direction, we plan to integrate multi-level logic design with our defect tolerant logic mapping methods.
